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Abstract
Th novel Quarc NoC architecture, inspired by the Spider-
gon scheme [5] is introduced as a NoC architecture that is
highly efﬁcient in performing collective communication op-
erations including broadcast and multicast. The efﬁciency
of the Quarc architecture is achieved through balancing the
trafﬁc which is the result of the modiﬁcations applied to the
topology and the routing elements of the Spidergon NoC.
This paper provides an ASIC implementation of both ar-
chitectures using UMC’s 0.13μm CMOS technology and
demonstrates an analysis and comparison of the cost and
performance between the Quarc and the Spidergon NoCs.
1 Introduction
The Network-on-Chip (NoC) is proposed as a scal-
able, structured, packet-switched, energy efﬁcient and re-
liable communication medium to address the increasing
communication demands of the future complex System-on-
chip (SoC) . In a NoC-based system, different components
such as computation elements, memories and specialized IP
blocks exchange data using a network as a communication
infrastructure.
Designing a ﬂexible on-chip communication network
is a formidable task which requires trading-off between a
number of cross-cutting concerns such as performance, cost
and size. In addition to the technology in which the hard-
ware is implemented, the topology, switching method, rout-
ing algorithm and the trafﬁc pattern are some other key fac-
tors which have direct impact on the performance of a NoC
platform.
To meet these challenges, research carried out in the
ﬁeld has proposed the idea of using a packet switched
communication network for on-chip communication. A
packet switched NoC consists of an interconnection of
many routers that connect IPs together to form a given
topology in order to enable a large number of units (cores)
to communicate with each other. The underlying topology
of this architecture is the key element of on-chip network,
since it provides a low latency communication mechanism
and, when compared to traditional bus-based approaches,
resolves physical limitations due to wire latency providing
higher bandwidth through exploiting more parallelism.
Most recent proposed NoC architectures have been
founded on top of ring, fat-tree or 2D mesh topologies as
they have an area efﬁcient layout on a two dimensional sur-
face which is most suitable for NoC design. Nostrum [12],
Æthereal [6], and Xpipes [11] are some examples of archi-
tectures used for on-chip networks. The Spidergon [5] and
the Quarc [14] NoCs are two ring-based architectures pro-
posed recently.
By adopting wormhole switching, deterministic rout-
ing and homogeneous, low-degree routers; the Spidergon
scheme aimed to address the demand for a ﬁxed and op-
timized network on-chip architecture to realize cost effec-
tive MPSoC development. However, the edge-asymmetric
property of the Spidergon causes the number of messages
that cross each physical link varies severely, resulting in an
unbalanced trafﬁc on network channels and, thus, leading
to poor performance of the whole network. This situation
is even exacerbated when the network is under bursty trafﬁc
as a result of some operations such as broadcast.
This paper presents an introduction to the Quarc and
the Spidergon schemes along with their ASIC implementa-
tions using UMC’s 0.13μm CMOS technology. Moreover,
the paper compares two architectures from cost and perfor-
mance points of view,
The rest of the paper is organized as follows. Section 2
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introduces the Quarc NoC. It then investigates the architec-
ture of the switches. Routing discipline, including unicast
and broadcast, is also presented in this section. Section 3
presents a comparison between the Quarc and the Spider-
gon schemes in terms of performance and cost. Finally, we
make concluding remarks in Section 4.
Figure 1. The Spidergon topology and the on
chip layout.
2 Quarc: A NoC Architecture
The topology of an on-chip network speciﬁes the struc-
ture in which routers connect the IPs together. Typically,
a particular topology is chosen as a result of trading-off
between performance and cost. Fat tree, mesh, torus and
variations of rings are among the topologies introduced or
adopted for the NoC domain.
A number of important characteristics that affect the de-
cision on adopting a particular topology are network diam-
eter, the highest degree of nodes in the network, regularity,
scalability and synthesis cost for an architecture.
Due to similarity of the Spidergon and the Quarc NoCs,
the next section presents a brief description of the Spidergon
NoC, followed by an introduction to the Quarc NoC.
2.1 The Spidergon NoC
The Spidergon NoC [5] has been recently proposed by
STMicroelectronics [15] to address the demand for a ﬁxed
and optimized topology to realize low cost multi-processor
SoC implementation. In the Spidergon topology an even
number of nodes are connected by unidirectional links to
the neighboring nodes in clockwise and counter-clockwise
directions plus a cross connection for each pair of nodes.
Each physical link is shared by two virtual channels in order
to avoid deadlock. Fig. 1 depicts a Spidergon topology of
size 16 and its layout on a chip.
The key characteristics of the this topology include good
network diameter, low node degree, homogeneous building
(a) (b)
Figure 2. Quarc topology (a) vs Spidergon (b)
blocks (the same router to compose the entire network), ver-
tex symmetry and simple routing scheme. Moreover, the
Spidergon scheme employs packet-based wormhole routing
which can provide low message latency at a low cost. Fur-
thermore, the actual layout on-chip requires only a single
crossing of metal layers.
In the Spidergon NoC, two links connecting a node to
surrounding neighboring nodes carry messages destined for
half of nodes in the network, while the node is connected
to the rest of the network via the cross link. Therefore, the
cross link can become a bottleneck. Also, since the router
at each node of the Spidergon NoC is a typical one-port
router, the messages may block on occupied injection chan-
nel, even when their required network channels are free.
Moreover, performing broadcast communication in a Spi-
dergon NoC of size N using the most efﬁcient routing algo-
rithm requires traversing N − 1 hops.
2.2 The Quarc Architecture
The Quarc NoC [14] shares signiﬁcant similarities with
Spidergon NoC. The Quarc preserves all features of the Spi-
dergon architecture and improves on the Spidergon scheme
by making following changes: (i) adding an extra physical
link to the cross link to separate right-cross-quarter from
left-cross-quarter, (ii) enhancing the one-port router archi-
tecture to an all-port router architecture and (iii) enabling
the routers to absorb-and-forward ﬂits simultaneously. The
Quarc preserves all features of the Spidergon including the
wormhole switching and deterministic shortest path routing
algorithm, as well as the efﬁcient on-chip layout.
The resulting topology for an 8-node NoC is represented
in Fig. 2.
Implementing the Quarc as an all-port router, signiﬁ-
cantly enhances the performance of the network by reduc-
ing the waiting time at source node. Moreover, adding an-
other physical link to the cross network links improves ac-
cess to the cross-network nodes. And last but not the least,
the effect of the modiﬁcation manifests itself most clearly
when performing broadcast or multicast communication op-
erations. In the Spidergon NoC, deadlock-free broadcast
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Figure 3. Minimal switch architectures for
Spidergon (a) and Quarc (b) with determinis-
tic routing
can only be achieved by consecutive unicast transmissions.
The NoC switches must contain the logic to create the re-
quired packets on receipt of a broadcast-by-unicast packet.
In contrast, the broadcast operation in the Quarc architec-
ture is a true broadcast, leading to much simpler logic in the
switch fabric; furthermore, the latency for broadcast trafﬁc
is dramatically reduced.
The analysis in Section 3 demonstrates that, surprisingly,
the modiﬁcations proposed to the Spidergon topology and
switch architecture to obtain the Quarc do not adversely af-
fect area consumption of the resulting NoC compared to the
original Spidergon. On the contrary, we demonstrate that
the proposed modiﬁcations lead to both smaller switches
and simpler routing logic.
2.3 Switch architecture
In this section we present the switch architectures of the
Quarc and the Spidergon NoCs. Fig. 3 shows simpliﬁed
diagrams for a Spidergon 4× 4 switch with 1 local channel
and 3 network channels (Fig 3(a)) and the Quarc architec-
ture (Fig 3(b)). Both diagrams show minimal architectures
for use with deterministic routing, i.e. the hardware is tai-
lored to the paths allowed by the routing discipline.
The main differences are the number of local ingress
ports (4 for Quarc) and the doubling of the cross-network
link. Further differences are not obvious from the ﬁgure:
the Quarc switch performs a true broadcast, so the ingress
multiplexers have a state that clones the ﬂit; the decision
logic is very simple (see 2.4). The Spidergon switch can
only broadcast by unicast, and therefore needs a more com-
plex logic to decide if a switch needs to clone a broadcast
packet; furthermore, the ingress packet is not simply cloned
but the header ﬂit needs to be rewritten.
A top level block diagram of the Quarc switch is shown
in Fig.4. The Quarc switch architecture consists of three
Figure 4. Functional block diagram of the
Quarc Switch
fundamental modules, namely, Input Port Controller (IPC),
Switch, and Output Port Controller (OPC). While IPC con-
tains input buffer to store the ﬂits, OPC does not contain
any output buffer. This signiﬁcantly reduces overall area
of the Quarc switch. Any ﬂit enters to the Quarc switch
pass through four stages, namely, input buffering, routing,
switching, and virtual channel allocation. The different
modules responsible for controlling each of these stages are
shown in Fig.4. The routing logic inside the Quarc switch is
very minimal as a ﬂit can either be destined for local node
or needs to be forwarded on the same direction on the rim.
Hence, the area occupied by the crossbar is very small due
to its simplicity.
2.4 Routing algorithm
2.4.1 Unicast routing
Spidergon On the Spidergon, deterministic routing is
quite simple: for any packet arriving from the cross-network
link and not destined for the local port or arriving from the
local port, the router calculates the quadrant of the destina-
tion relative to its own address.
Calculating the quadrant (q) is simple. We ﬁrst give the
algorithm and then an implementation at bit level suitable
for hardware.
• Let N be the number of nodes, Ns the absolute source
node address, Nd the absolute destination node ad-
dress.
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• Renormalise the destination address (Nr):
Nd > Ns ⇒ Nr = Nd −Ns
Nd < Ns ⇒ Nr = Nd −Ns + N
• Determine the quadrant q:
Nr ≤ N4 ⇒ q = 0
N
4
< Nr ≤ N2 ⇒ q = 1
N
2
< Nr ≤ 3N4 ⇒ q = 2
Nr > 3
N
4
⇒ q = 3
For packets received from the left or right nodes, the packet
may be sent to the PE of the local node or it may be further
transmitted along the rim.
Quarc For the Quarc, the surprising observation is that
there is no routing required by the switch: packets are either
destined for the local port or forwarded to a single possi-
ble destination. Consequently, the proposed NoC switch re-
quires no routing logic. The route is completely determined
by the port in which the packet is injected by the source. Of
course, the NoC interface (transceiver) of the source pro-
cessing element (PE) must make this decision and there-
fore calculate the quadrant as outlined above. However, in
general the PE transceiver must already be NoC-aware as
it needs to create the header ﬂit and therefore look up the
address of the destination PE. Calculating the quadrant is a
very small additional action.
2.4.2 Broadcast operation
Collective communications operations have been tradition-
ally adopted to simplify the programming of applications
for parallel computers, facilitate the implementation of ef-
ﬁcient communication schemes on various machines, and
promote the potability of applications across different ar-
chitectures [8].
The support for collective communication may be im-
plemented in software or/and hardware. The software-
based approaches [7] rely on unicast-based message pass-
ing mechanisms to provide collective communication. They
mostly aim to reduce the height of multicast tree and mini-
mize the contention among multiple unicast messages.
Software-based approaches typically have limitations in
delivering the required performance. Implementing the
required functionality partially or fully in hardware has
proved to improve the performance of collective opera-
tions. Hardware-based multicast schemes can be broadly
classiﬁed into path-based and tree-based. In a path-based
(a) (b)
Figure 5. Broadcast in Spidergon (a) and
Quarc (b) NoCs
approach, the primary problem for multicasting is ﬁnding
the shortest path that covers all node in the network [8].
After path selection, the intermediate destinations perform
absorb-and-forward operations along the path. Hamilton
path-based algorithm [4] and the Base Routing Conformed
Path (BRCP) approach [1] are examples of path-based al-
gorithms utilizing absorb-and-forward property at hardware
layer.
In the tree-based scheme, the multicast problem is ﬁnd-
ing a Steiner tree with a minimal total length to cover all
network nodes [2]. The tree operation introduces additional
network resource dependencies which could lead to dead-
lock which is difﬁcult to avoid if global information is not
available. Hence, in wormhole-routed direct networks, the
tree based multicast is usually undesirable, unless the mes-
sages are very short.
Broadcast and multicast trafﬁc in Networks on Chip is
an important research ﬁeld that has not received much at-
tention. A multicasting scheme for a circuit-switched net-
work on chip proposed in [9]. Since the scheme relies on
the global network state using global trafﬁc information it
is not easily scalable. Multicast operation is provided by
Æthereal NoC [10]. However, Æthereal relies on a logical
notion of global synchronicity which is not trivial to im-
plement as the system scales. In [3] a multicast scheme in
wormhole-switched NoCs is proposed. By this scheme, a
multicast procedure consists of establishment, communica-
tion and release phase. A multicast group can request to
reserve virtual channels during establishment and has prior-
ity on arbitration of link bandwidth.
Broadcast is regarded as the most fundamental collec-
tive communication operation. Therefore, in the rest of this
section the paper demonstrates how the Spidergon and the
Quarc NoCs perform a broadcast communication.
Spidergon Broadcast in the Spidergon most efﬁciently
may be handled by unicast with a “unicast tree” algorithm
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depicted in Fig. 5(a). The initiating node 0 sends a packet
to node N/2; nodes 0 and N/2 send a packet to N/4 and
N/2 + N/4; all 4 nodes send a packet to nodes N/8,
N/4+N/8, N/2+N/8, N/2+N/4+N/8 and so on. Be-
cause this is a multi-stage process (log2N stages) the broad-
cast packet needs a decrementing count ﬁeld to identify the
stage of the broadcast process. When a NoC switch receives
a broadcast packet, it must take following decisions:
1. Is the current node a destination node or a forward-
ing node? The rule for this decision is: if the distance
between the source address and the node address is
smaller than the value of the count ﬁeld, the packet
must be forwarded (on the rim). Otherwise, the packet
is received by the local node. So the actions to perform
are:
• Renormalise the address Nd → Nr (see above)
• Compare Nr against the value of the count ﬁeld
If the packet is received, proceed to the next step.
2. Is further broadcast required? The rule for this deci-
sion is: if the count ﬁeld is 0, no further broadcast is
required.
3. If further broadcast is required, how many packets
need to be sent? The number of packets to be sent is
given by the count ﬁeld of the ingress packet. Essen-
tially, the switch decrements the count ﬁeld and for-
wards the packet along the rim. This means that the
switch must buffer the packet for the duration of the
broadcast and decrement the count ﬁeld in the buffered
packet before each transmission, until the count is 0.
The problem with this scheme (and in general with
broadcast-by-unicast) is that the switch requires buffer
space for every broadcast packet. In a large network with
a number of concurrent broadcasts, the buffer requirements
will signiﬁcantly increase the area of the switch.
Quarc Broadcast in the Quarc is much more elegant
and efﬁcient: The Quarc NoC adopts a BRCP (Base
Routing Conformed Path) [1] approach to perform multi-
cast/broadcast communications. BRCP is a type of path-
based routing in which the collective communication op-
erations follow the same route as unicasts do. Since the
base routing algorithm in the Quarc NoC is deadlock-free,
adopting BRCP technique ensures that the broadcast oper-
ation, regardless of the number of concurrent broadcast op-
erations, is also deadlock-free.
To perform a broadcast communication the transceiver
of the initiating node has to broadcast packet on each port
of the all-port router. The transceiver tags the header ﬂit
of each of four packets destined to serve each branch as
broadcast to distinguish it from other types of trafﬁc. The
transceiver also sets the destination address of each packet
as the address of the last node that the ﬂits stream may tra-
verse according to the base routing. The receiving nodes
simply check if the destination address at the header ﬂit
matches its local address. If so, the packet is received by
the local node. Otherwise, if the header ﬂit of the packet
is tagged as broadcast, the ﬂits of the packet at the same
time are received by the local node and forwarded along the
rim. This is simply achieved by setting a ﬂag on the ingress
multiplexer which causes it to clone the ﬂits.
The broadcast in a Quarc NoC of size 16 is depicted in
Fig. 5(b). Assuming that Node 0 initiates a broadcast, it tags
the header ﬂits of each stream as broadcast and sets the des-
tination address of packets as 4, 5, 11 and 12 which are the
address of the last node visited on left, cross-left, cross-right
and right rims respectively. The intermediate nodes receive
and forward the broadcast ﬂit streams, while the destination
node absorbs the stream.
2.5 Packet Format in the Quarc NoC
The Quarc scheme is a packet switched network employ-
ing wormhole switching. In wormhole switching a packet is
divided into elementary units called ﬂits, each composed of
a few bytes for transmission and ﬂow control. The header
ﬂit governs the route and the remaining data ﬂits follow it in
a pipelined fashion. If the header ﬂit blocks, the remaining
ﬂits are blocked in situ.
Since the Quarc scheme adopts a simple deterministic
routing, the packet format for unicast and collective com-
munication is quite simple. For a Quarc NoC employing
ﬂit size of 34 bits various ﬂit types composing a packet are
depicted in Fig.6. Bits [1 : 0] denote the ﬂit types namely:
header, body and tail. And the last 3 bits of header ﬂits rep-
resent trafﬁc types which are shown for unicast, multicast
and broadcast. Each packet must have the header and tail
ﬂits.
Figure 6. Flit type formats in the Quarc NoC
In broadcast/multicast operations, the last node to be vis-
ited must be speciﬁed as destination address in the header
ﬂit. For broadcast all nodes in the path from source to des-
tination are the receiver nodes. While, in case of multicast
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the target addresses are speciﬁed in the bitstring ﬁeld. Each
bit in the bitstring represents a node which its hop-distance
from the source node corresponds to position of the bit in
the bitstring. Status of each bit indicates whether the visited
node is a target of the multicast or not. Please note that due
to the scalability issues of the Quarc NoC, it is assumed that
the network size may be up to 64 nodes. However, larger
networks may employ ﬂits of larger size or to use multi ﬂit
headers for specifying multi-addresses for multicast opera-
tions.
3 Cost and Performance Analysis
Employing a particular NoC architecture typically in-
volves trading-off between a number of cross-cutting mea-
sures such as performance and cost. This section presents a
comparison of the cost and performance between the Quarc
and the Spidergon NoCs.
3.1 Cost Analysis
In this section, we argue that the Quarc switch is smaller
in size and at the same time is less complex than the Spi-
dergon switch and this saving in area outweighs the over-
heads incurred by additional ports and the area for addi-
tional links.
Table 1. Module-wise cost analysis of a 32-
bits Quarc switch
We assume that every node of NoC hosts a processing
element (PE), typically a microprocessor with local mem-
ory. The difference in resource utilization at the PE between
the Quarc and the Spidergon NoCs is very small. In both
cases the packets are stored in RAM and the address of the
packets are queued. For the Quarc NoC, the PE queues the
addresses in four separate queues, effectively making the
routing decision by doing so. For the Spidergon NoC, the
PE will put the addresses in a single queue. As the variance
on the occupation of the individual queues (σ for Quarc), is
twice as large as the variance on the occupation of the com-
bined queue (σ/
√
4 for Spidergon), the queues has to be
twice as deep. This is, of course, a small memory overhead
as the address size is a fraction of the packet size. Also, note
that the actual packet memory requirements are identical for
both the Quarc and the Spidergon NoCs.
Figure 10. Cost comparison between Quarc
and Spidergon switches
In terms of costs, the key differences between the Quarc
and the Spidergon switches are the local ingress ports,
crossbar, and routing logic. The four ingress ports of the
Quarc translate to four addresses on the processor bus, in-
stead of a single address for the Spidergon NoC. Each of
the three extra local ports in the Quarc switch requires one
ﬂit buffer, but only a single buffer (i.e. no separate buffers
per virtual channel) as there is only one destination. The
other cross port demultiplexer of the Quarc NoC requires a
ﬂit buffer per virtual channel which is the same as the Spi-
dergon NoC’s local port. This extra area overhead of input
buffers in the Quarc switch is compensated by the area of
crossbar and routing logic required for the Spidergon NoC.
The Spidergon switch needs to calculate the output port
based on the ﬂit header. In comparison, the Quarc only
needs to compare the destination address with the switch
address to decide if the packet needs to be delivered lo-
cally or to be forwarded. Thus the routing infrastructure in
the Quarc switch is almost non-existent, which reduces the
complexity and area of the switch. Furthermore, in the Spi-
dergon switch, the local and the cross ports require crossbar
of dimension 2×3 which occupies a large area. But in com-
parison, the Quarc switch does not require any crossbar at
all at the local port. The cross port of the Quarc NoC re-
quires a crossbar of dimension of 2 × 2 which is similar to
other input ports. This saving of area due to crossbar and
routing logic in the Quarc switch considerably outweighs
the overhead due to the additional local ports.
To present a comparison between the two architectures,
we have implemented 16, 32, and 64-bits versions of both
the Quarc and the Spidergon switches using UMC’s 0.13μm
103
Figure 7. Comparison of Quarc and Spidergon for M=8,16,32
Figure 8. Comparison of Quarc and Spidergon for N=16,32,64
CMOS technology library. In order to make assembling and
upgrading of the switch simple, the switch architecture is
designed in a modular fashion as shown in Fig.4.
For 32-bits version of a Quarc switch the pre-layout area
is 0.063mm2, whereas similar version of the Spidergon
switch occupies 0.071 mm2. A more detailed module-wise
area occupancy for a Quarc switch of 32-bits version is
shown in the Table1. Note that the amount of area occu-
pied by the crossbar and FCU are very minimal. This result
supports the argument that the Quarc NoC does not have
complex crossbar or routing logic, which saves the area of
the switch. The gate density of UMC’s 0.13μm CMOS pro-
cess is up to 200K gates/mm2. From the obtained synthesis
results using this technology library, we have calculated the
gate count for various conﬁgurations of the Quarc and the
Spidergon switches. A comparison of the cost analysis in
terms of gate count for various versions between the two
switches is shown in the Fig.10.
3.2 Performance Analysis
To evaluate the performance of the Quarc NoC architec-
ture we have developed a discrete event simulator operating
at ﬂit level using OMNET++ [16]. The simulator has been
veriﬁed extensively against analytical models for the Spi-
dergon and mesh topologies employing wormhole routing
[13].
The performance of the Quarc architecture has been
evaluated against the Spidergon for numerous conﬁgura-
tions by changing the network size, message length and the
rate of broadcast trafﬁc. In graphs, N , M and β represent
the number of nodes, message length and rate of broadcast
trafﬁc respectively. The horizontal axis in the ﬁgures shows
the message rate per node while the vertical axis describes
the latency.
Fig. 7 shows the average latency experienced by unicast
and broadcast trafﬁc in the Quarc and the Spidergon NoCs
in conﬁgurations where network size N = 16 and broadcast
rate, β = 5% are ﬁxed while the message length can be 8,
16 and 32. Fig. 8 compares the simulation results against
the analysis for the networks ranging from 16 to 64 nodes
with a ﬁxed message length of 16 and 10% broadcast trafﬁc.
As can be seen from the ﬁgures the Quarc NoC outper-
forms the Spidergon over the complete range of N , M and
β . The most striking performance difference is clearly ob-
served for broadcast trafﬁc, with almost an order of magni-
tude improvement on the latency. However, the unicast la-
tency is overall at least a factor of 2 lower. Also, the graphs
clearly show that the Quarc NoC is capable of sustaining a
much higher load before it saturates. This in turn indicates
that the throughput of the Quarc NoC is signiﬁcantly higher
than the Spidergon NoC.
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Figure 9. Comparison of Quarc and Spidergon for β= 0%, 5%, 10%
The graphs in Fig. 9 compare the average latency in the
Quarc and Spidergon NoC for the conﬁguration where the
network size (N = 64) and message length (M = 16) are
ﬁxed while the broadcast rate, β, is varying between 0 to
10%. The graphs reveal the Quarc NoC is highly capable of
sustaining the broadcast trafﬁc. As can be seen the injection
of the broadcast trafﬁc into the Spidergon NoC severely re-
duces the sustainable load in the network. In the Quarc NoC
the adverse impact of the broadcast trafﬁc on the sustainable
load and on the performance of the unicast is hardly appre-
ciable.
4 Conclusion
In this paper we have presented an ASIC implementation
of the Quarc NoC. The Quarc addresses a key issue with the
Spidergon architecture: unbalanced trafﬁc due to its edge-
asymmetric property and consequently to poor performance
under bursty trafﬁc, such as broadcast. The performance
of the Quarc NoC has been evaluated using extensive sim-
ulation experiments. The Quarc outperforms the Spider-
gon over the complete range of number of nodes, message
length and broadcast rate. Equally important, our cost anal-
ysis based on ASIC implementation of the two architectures
showed that, surprisingly, the additional performance gain
obtained at no extra cost compared to the Spidergon NoC.
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